

Specification Sheet

Model No. : ZJY101

Description : 1.45inch OLED Screen resolution 160*128
Size:35.8*30.8*1.7mm Driver Chip SEPS525 interface SPI
35Pin Voltage V Font Color Option 262,144Colors ZJY101

Revised History

Part Number	Revision	Revision Content	Revised on
ZJY101	A	New	Apr 11, 2006

Contents

Revision History	<i>i</i>
Notice	<i>ii</i>
Contents	<i>iii</i>
1. Basic Specifications	<i>1~5</i>
1.1 Display Specifications	1
1.2 Mechanical Specifications	1
1.3 Active Area & Pixel Construction	1
1.4 Mechanical Drawing	2
1.5 Pin Definition	3
1.6 Block Diagram	5
2. Absolute Maximum Ratings	<i>6</i>
3. Electrical Characteristics	<i>7~11</i>
3.1 DC Characteristics	7
3.2 AC Characteristics	8
3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics	8
3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics	9
3.2.3 Serial Interface Timing Characteristics	10
3.3 Optics & Electrical Characteristics	11
3.4 General Electrical Specification	11
4. Functional Specification	<i>12~15</i>
4.1 Commands	12
4.2 Power down and Power up Sequence	12
4.2.1 Power up Sequence	12
4.2.2 Power down Sequence	12
4.3 Reset Circuit	12
4.4 Actual Application Example	13
5. Reliability	<i>16</i>
5.1 Contents of Reliability Tests	16
5.2 Lifetime	16
5.3 Failure Check Standard	16
6. Outgoing Quality Control Specifications	<i>17~21</i>
6.1 Environment Required	17
6.2 Sampling Plan	17
6.3 Criteria & Acceptable Quality Level	17
6.3.1 Cosmetic Check (Display Off) in Non-Active Area	17
6.3.2 Cosmetic Check (Display Off) in Active Area	20
6.3.3 Pattern Check (Display On) in Active Area	21
7. Package Specifications	<i>22</i>

8. <i>Precautions When Using These OEL Display Modules</i>	23~25
8.1 Handling Precautions	23
8.2 Storage Precautions.....	24
8.3 Designing Precautions	24
8.4 Precautions when disposing of the OEL display modules	24
8.5 Other Precautions.....	25

1. *Basic Specifications*



1.1 Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Display Color: 262,144 Colors (Maximum)
- 3) Drive Duty: 1/128 Duty


1.2 Mechanical Specifications

- 1) Outline Drawing: According to the annexed outline drawing number
- 2) Number of Pixels: 160 (RGB) × 128
- 3) Panel Size: 35.80 × 30.80 × 1.7 (mm)
- 4) Active Area: 28.78 × 23.024 (mm)
- 5) Pixel Pitch: 0.06 × 0.18 (mm)
- 6) Pixel Size: 0.04 × 0.164 (mm)
- 7) Weight: 3.6 (g)

1.3 Active Area & Pixel Construction



1.4 Mechanical Drawing



Item	Date	Remark
A	20060320	Original Drawing



Pin	Symbol
1	NC
2	VSDH
3	VDDH
4	VSSH
5	IREF
6	OSCA2
7	OSCA1
8	VDDIO
9	VSYNCO
10	VSYNCP
11	HSYNC
12	DOTCLK
13	ENABLE
14	CEU
15	PS
16	D17
17	D16
18	D15
19	D14
20	D13
21	D12
22	D11
23	D10
24	D9
25	RS
26	CSB
27	RDB
28	WRB
29	RESETB
30	VSS
31	VDD
32	VSSH
33	VDDH
34	VSDH
35	NC

Customer Approval Signature	ICbanQ Inc. ZJY101				Drawing Number	Rev.	
					DFE6028CNCF06	A	
Unless Otherwise Specified		Material				Soda Lime / Polyimide	
Unit	mm	Title	Pixel Number: 160(RGB) x 128, 262144 Color, COF Package				
General Roughness							
Tolerance		Drawn	Checked	Reviewed	PM		
Dimension	±0.3	By	Kirin Zhuang	Jerry Wang	Ray Tso	Jian Jia Hung	Scale
Angle	±1	Date	20060320	20060320	20060320	20060320	Sheet
							Size
							A3


1.5 Pin Definition

Pin Number	Symbol	Type	Function						
<i>Power Supply Pins</i>									
4,32	VSDH	P	<i>Data Driver Ground</i>						
2,33	VSSH	P	<i>Scan Driver Ground</i>						
3,34	VDDH	P	<i>Data, Scan Driver Power Supply.</i>						
30	VSS	P	<i>Power Supply Ground</i>						
31	VDD.	P	<i>Logic Power Supply.</i>						
8	VDDIO	P	<i>MPU I/F PAD Power Supply</i>						
<i>System Control Pins</i>									
5	IREF	I/O	<i>Current Reference for Brightness Adjustment</i> Tie 70K Ω resistor to VSS.						
6	OSCA2	O	<i>Fine adjustment for oscillation</i> Tie 10 K Ω resistor to OSCA1 between OSCA2.						
7	OSCA1	I	When the external clock mode is selected, OSCA1 is used external clock input.						
14	CPU	I	<i>Selects the CPU type</i> Low: 80-series CPU, High: 68-Series CPU.						
15	PS	I	<i>Selects parallel/Serial interface type</i> Low: serial, High: parallel.						
<i>MPU Interface Pins</i>									
9	VSYNCO	O	<i>RGB Mode Functional Pins</i> VSYNCO: Vertical Sync. Output VSYNC: Vertical Sync. Input HSYNC: Horizontal Sync. Input DOTCLK: Dot Clock Input ENABLE: Video Enable Input						
10	VSYNC	I							
11	HSYNC	I							
12	DOTCLK	I							
13	ENABLE	I							
16~24	D17~D9	I/O	<p><i>Host Data Input/Output Bus</i> These pins are 9-bit bi-directional data bus to be connected with MCU data bus.</p> <table border="1"> <thead> <tr> <th>PS</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>8_bit bus : D[17:10] 9_bit bus : D[17:9]</td> </tr> <tr> <td>0</td> <td>D[17] SCL : Synchronous clock input D[16] SDI : Serial data input D[15] SDO : Serial data output</td> </tr> </tbody> </table> <p>Fix unused pins to the VSS level.</p>	PS	Description	1	8_bit bus : D[17:10] 9_bit bus : D[17:9]	0	D[17] SCL : Synchronous clock input D[16] SDI : Serial data input D[15] SDO : Serial data output
PS	Description								
1	8_bit bus : D[17:10] 9_bit bus : D[17:9]								
0	D[17] SCL : Synchronous clock input D[16] SDI : Serial data input D[15] SDO : Serial data output								
25	RS	I	<i>Selects the data/command</i> Low: command, High: parameter/data						
26	CSB	I	<i>Chip Select</i> Low: SEPS225 is selected and can be accessed. High: SEPS225 is not selected and cannot be accessed.						
27	RDB	I	<i>Read or Read/Write Enable</i> 80-system bus interface: read strobe signal (active low). 68-system bus interface: bus enable strobe (active high). When serial mode, fix it to VDD or VSS level.						

1.5 Pin Definition (Continued)

Pin Number	Symbol	Type	Function
<i>MPU Interface Pins (Continued)</i>			
28	WRB	I	<i>Write or Read/Write Select</i> 80-system bus interface: write strobe signal (active low). 68-system bus interface: read/write select. Low: write, High: read. When serial mode, fix it to VDD or VSS level.
29	RESETB	I	<i>Chip Reset</i> Reset SEPS225 (active low)
<i>Reserved Pins</i>			
1,35	NC	-	<i>No Connection</i>

1.6 Block Diagram



MCU Interface Selection: PS, CPU

Pins connected to MCU interface: D17~D9, RS, CSB, RDB, WRB, RESETB, ENABLE, DOTCLK, HSYNC, and VSYNC

* When RGB mode is used, D[17:12], ENABLE, DOTCLK, HSYNC, and VSYNC should follow the 6-bit RGB interface instruction. Otherwise, ENABLE, DOTCLK, HSYNC, and VSYNC these four input signal should be tie to VDDIO level.

C1: 1 μ F
 C2, C3: 4.7 μ F
 R1: 10k Ω
 R2: 68k Ω

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage	VDD	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	VDDIO	-0.3	4	V	1, 2
Driver Supply Voltage	VDDH	-0.3	19.5	V	1, 2
Operating Temperature	T _{OP}	-30	70	°C	-
Storage Temperature	T _{STG}	-40	80	°C	-

Note 1: All the above voltages are on the basis of “GND = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

3. *Electrical Characteristics*

3.1 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	VDD		2.6	2.8	3.3	V
Supply Voltage for I/O Pins	VDDIO		1.6	2.8	3.3	V
Driver Supply Voltage	VDDH		-	13.0	-	V
High Level Input	V _{IH}		0.8×VDD	-	VDD	V
Low Level Input	V _{IL}		0	-	0.4	V
High Level Output	V _{OH}		VDD-0.4	-	-	V
Low Level Output	V _{OL}		-	-	0.4	V


3.2 AC Characteristics

3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics:


(VDD = 2.8V, Ta = 25°C)

Item	Symbol	Condition	Min	Max	Unit	Port
<i>Write Timing</i>						
Address hold timing	t_{AH6}	-	5	-	ns	CSB
Address setup timing	t_{AS6}	-	5	-	ns	RS
System cycle timing	t_{CYC6}	-	100	-	ns	E
Write "L" pulse width	t_{ELW6}	-	45	-	ns	E
Write "H" pulse width	t_{EHW6}	-	45	-	ns	E
Data setup timing	t_{DS6}	-	40	-	ns	DB[17:0]
Data hold Timing	t_{DH6}	-	10	-	ns	DB[17:0]
<i>Read Timing</i>						
Address hold timing	t_{AH6}	-	10	-	ns	CSB
Address setup timing	t_{AS6}	-	10	-	ns	RS
System cycle timing	t_{CYC6}	-	200	-	ns	E
Read "L" pulse width	t_{ELR6}	-	90	-	ns	E
Read "H" pulse width	t_{EHR6}	-	90	-	ns	E
Read data output delay time	t_{RDD6}	$C_L = 15pF$	0	70	ns	DB[17:0]
Data hold Timing						

(Write Timing)



(Read Timing)




3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics:

(VDD = 2.8V, Ta = 25°C)


Item	Symbol	Condition	Min	Max	Unit	Port
<i>Write Timing</i>						
Address hold timing	t_{AH8}	-	5	-	ns	CSB RS
Address setup timing	t_{AS8}	-	5	-	ns	
System cycle timing	t_{CYC8}	-	100	-	ns	WRB
Write "L" pulse width	t_{WRLW8}	-	45	-	ns	
Write "H" pulse width	t_{WRHW8}	-	45	-	ns	
Data setup timing	t_{DS8}	-	30	-	ns	DB[17:0]
Data hold Timing	t_{DH8}	-	10	-	ns	
<i>Read Timing</i>						
Address hold timing	t_{AH8}	-	10	-	ns	CSB RS
Address setup timing	t_{AS8}	-	10	-	ns	
System cycle timing	t_{CYC8}	-	200	-	ns	RDB
Read "L" pulse width	t_{RDLR8}	-	90	-	ns	
Read "H" pulse width	t_{RDHR8}	-	90	-	ns	
Read data output delay time	t_{RDD8}	$C_L = 15pF$	-	60	ns	DB[17:0]
Data hold Timing	t_{RDH8}		0	-	-	

*) All the timing reference is 10% and 90% of VDD.

(Write Timing)



(Read Timing)



3.2.3 Serial Interface Timing Characteristics:

(VDD = 2.8V, Ta = 25°C)

Item	Symbol	Condition	Min	Max	Unit	Port
Serial clock cycle	t_{CYCS}		60			
SCL "H" pulse width	t_{SHW}	-	25	-	ns	SCL
SCL "L" pulse width	t_{SLW}		25			
Data setup timing	t_{DSS}	-	25	-	ns	SDI
Data hold Timing	t_{DHS}		25			
CSB-SCL timing	t_{CSS}		25	-	ns	CSB
CSB-hold timing	t_{CSH}		25			

*) All the timing reference is 10% and 90% of VDD.

