GRAPHIC OLED SERIES DISPLAY Product Specification

(Preliminary)

Part Name: OEL Display Module SOG12864B_M242





Graphic OLED Display Selection Guide

1. FUNCTIONS & FEATURES

Features

- 128X64 dots

- Font Color: YELLOW / WHITE / BULE

- Driver IC: SSD1309


- Model B1: 4-wire SPI, I2C

- Model B2: 8-BIT 68XX/80XX Parallel, 4-wire SPI, I2C


2. MECHANICAL SPECIFICATIONS

ITEM	SPECIFICATIONS	UNIT
Module Size	70.5L×49.6W×5.9 (max) H	mm
View Area	57.0×29.5	mm
Effective Area	128×64	dots
Dot Size	0.39×0.39	mm
Dot Pitch	0.43×0.43	mm


3. BLOCK DIAGRAM



4. POWER SUPPLY



5. EXTERNAL DIMENSIONS



Model No.: SOG12864B_M242

6. PIN DESCRIPTION

6.1 Model B1

CN1 PIN DESCRIPTION

4-SPI:

Pin No	SYMBOL	LEVEL	FUNCTION
1	VSS	0V	Power Ground
2	VDD	+3.3V~5V	Power Supply For Logic
3	SCLK	H/L	Serial Clock signal.
4	SDA	H/L	Serial Data input
5	/RES	H/L	Active LOW Reset signal.
6	D/C	H/L	Slave Address Selection signal
7	/CS	L	Chip Select

4-SPI Jump Point: USE:R4; NO USE:R3 R5;

I2C Interface:

Pin No	SYMBOL	LEVEL	FUNCTION
1	VSS	0V	Power Ground
2	VDD	+3.3V~5V	Power Supply For Logic
3	SCLK	H/L	Serial Clock signal.
4	SDA	H/L	Serial Data input signal
5	/RST	H/L	Active LOW Reset signal.
6	SA0(D/C)	H/L	Slave Address Selection signal
7	NC	_	No connect (R7=0R)

IIC Jump Point: USE: R3 R5; NO USE: R4.

6.2 Model B2

CN1 PIN DESCRIPTION

Parallel Interface(8080):

Tr-			
Pin No	SYMBOL	LEVEL	FUNCTION
1	GND	0V	Power Ground
2	VDD	+3.3V	Power Supply For Logic
3	NC	-	No connect
4	D/C	H/L	H: Data L: Command
5	WR	H/L	H: Read L: Write
6	RD	H,H->L	Enable Signal
7~14	D0~D7	H/L	Data Bus
15	/CS	L	Chip Select
16	/RST	H/L	Active LOW Reset signal.
17~19	NC	-	No connect
20	FG	-	Frame Ground

8080 Jump Point: USE:R2 R4, NO USE:R3 R5; Parallel Interface(6800):

Pin No	SYMBOL	LEVEL	FUNCTION
1	GND	0V	Power Ground
2	VDD	+3.3V	Power Supply For Logic
3	NC	-	No connect
4	D/C	H/L	H: Data L: Command
5	WR	H/L	H: Read L: Write
6	RD	H, H->L	Enable Signal
7~14	D0∼D7	H/L	Data Bus
15	/CS	L	Chip Select
16	/RST	H/L	Active LOW Reset signal.
17~19	NC	-	No connect
20	FG	-	Frame Ground

6800 Jump Point: USE: R3 R4; NO USE: R2 R5;

4-SPI:

Pin No	SYMBOL	LEVEL	FUNCTION
1	GND	0V	Power Ground
2	VDD	+3.3V	Power Supply For Logic
3	NC	-	No connect
4	D/C	H/L	H: Data L: Command
5	NC(WR)	-	No connect
6	NC(RD)	-	No connect
7	SCLK(D0)	H/L	Serial Clock signal.
8	SDIN(D1)	H/L	Serial Data input
9	NC(D2)	-	No connect
10~14	NC(D3~D7)	-	No connect
15	/CS	L	Chip Select
16	/RST	H/L	Active LOW Reset signal.
17~19	NC	-	No connect
20	FG	-	Frame Ground

4-SPI Jump Point: USE:R3 R5; NO USE:R2 R4;

I2C Interface:

Pin No	SYMBOL	LEVEL	FUNCTION
1	GND	0V	Power Ground
2	VDD	+3.3V	Power Supply For Logic
3	NC	-	No connect
4	SA0(D/C)	H/L	Slave Address Selection signal
5	NC(WR)	•	No connect
6	NC(RD)	•	No connect
7	SCLK(D0)	H/L	Serial Clock signal.
8	SDIN(D1)	11/1	Social Data insulational
9	SDIN(D2)	H/L	Serial Data input signal
10~14	NC(D3~D7)	-	No connect
15	/CS	L	Chip Select
16	/RST	H/L	Active LOW Reset signal.
17~19	NC	-	No connect
20	FG	-	Frame Ground

IIC Jump Point: USE: R2 R5 JP11 JP12 JP13; NO USE: R3 R4.

CN2 PIN DESCRIPTION

Pin No	SYMBOL	LEVEL	FUNCTION
1	GND	0V	Power Ground
2	VDD	+3.3V	Power Supply For Logic
3	SA0(D/C)	H/L	Slave Address Selection signal
4	SCLK(D0)	H/L	Serial Clock signal.
5	SDIN(D1)	H/L	Serial Data input signal
6	/CS	L	Chip Select
7	/RST	H/L	Active LOW Reset signal.
8	VDD	+3.3V	Power Supply For Logic
9	GND	0V	Power Ground
10	GND	0V	Power Ground

7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	Vdd	2.4	3.6	V	1, 2
Supply Voltage for Display	Vcc	0	15	V	1, 2
Operating Temperature	Тор	-30	85	$^{\circ}$	-
Storage Temperature	Tst	-40	90	$^{\circ}$	-

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

8. ELECTRICAL CHARACTERISTICS

Items	Symbol	Condition	Min	TY P	Max	Unit
Operating Temperature Range	Тор	Absolute Max	-40	_	+85	° C
Storage Temperature Range	Tst	Absolute Max	-40	_	+90	° C
Supply Voltage	Vdd		3.0	3.3	3.6	V
Supply Current (logic)	Idd	Ta=25°C, VDD=3.3V	_	180	300	μΑ
Supply Current (display)	ICC	50% ON, VDD=3.3V	_	62	70	mA
	icc	100% ON, VDD=3.3V	_	113	120	mA
Sleep Mode Current	IDD+ICCS			3	15	4
	LEEP		_	3	13	μΑ
"H" Level input	Vih		0.8*VDD	_	VDD	V
"L" Level input	Vil		VSS	_	0.2*VDD	V
"H" Level output	Voh		0.9*VDD	_	VDD	V
"L" Level output	Vol		VSS	_	0.1*VDD	V

9. Optical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing Angle – Top	AV		_	80	_	0
Viewing Angle – Bottom	AV		_	80	_	0
Viewing Angle – Left	AH		_	80	_	0
Viewing Angle – Right	AH		_	80	_	0
Contrast Ratio	Cr		2000:1	_	_	_
Response Time (rise)	Tr	_	_	10	_	us
Response Time (fall)	Tf	_	_	10	_	us
Brightness		50% checkerboard	100	120	_	cd/m2
Lifetime		Ta=25°C, 50%	10,000			Hrs
Lifetime		checkerboard	10,000			1115

Note: Lifetime at typical temperature is based on accelerated high - temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until Half - Brightness. The Display OFF command can be used to extend the lifetime of the display.

Luminance of active pixels will degrade faster than inactive pixels. Residual (burn - in) images may occur. To avoid this, every pixel should be illuminated uniformly.

Optical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing Angle – Top	AV		_	80	_	0
Viewing Angle – Bottom	AV		_	80	_	0
Viewing Angle – Left	AH		_	80	_	0
Viewing Angle – Right	AH		_	80	_	0
Contrast Ratio	Cr		2000:1	_	_	_
Response Time (rise)	Tr	_	_	10	_	us
Response Time (fall)	Tf	_	_	10	_	us
Brightness		50% checkerboard	100	120	_	cd/m2
Lifetime		Ta=25°C, 50%	10,000	_	_	Hrs
		checkerboard				

Note: Lifetime at typical temperature is based on accelerated high - temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until Half - Brightness. The Display OFF command can be used to extend the lifetime of the display.

Luminance of active pixels will degrade faster than inactive pixels. Residual (burn - in) images may occur. To avoid this, every pixel should be illuminated uniformly.

10. Built - in SSD1309 controller.

Instruction Table

					Cod	le			2 1 11			
Instruction	D/C	HEX	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	value
Set Lower Column Start Address	0	00~ 0F	0	0	0	0	Х3	X2	X1	X0	Set the lower nibble of the column start address register for Page Addressing Mode.	0
Set Higher Column Start Address	0	10~1F	0	0	0	1	хз	Х2	Х1	хо	Set the higher nibble of the column start address register for Page Addressing Mode.	0
Set Memory Addressing Mode	0	20 A[1:0]	0 *	0	1 *	0	0 *	0 *	0 A1	0 A0	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode A[1:0] = 11b, Invalid	10b
Set Column Address	0	21 A[7:0] B[7:0]	0 A7 B7	0 A6 B6	1 A5 B5	0 A4 B4	0 A3 B3	0 A2 B2	0 A1 B1	1 A0 B0	Setup column start and end address A[7:0]: Column start address. Range: 0-131d B[7:0]: Column end address. Range: 0-131d	0 131d
Set Page Address	0	22 A[2:0] B[2:0]	0 *	0 * *	1 * *	0 * *	0 * *	0 A2 B2	1 A1 B1	0 A0 B0	Setup page start and end address A[2:0]: Page start address. Range: 0-7d B[2:0]: Page end address. Range: 0-7d	0 7d
Set Display Start Line	0	40~7F	0	1	Х5	Х4	Х3	X2	X1	X0	Set display RAM display start line register from 0-63d.	0
Set Contrast Control	0	81 A[7:0]	1 A7	0 A6	0 A5	0 A4	0 A3	0 A2	0 A1	1 A0	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases.	0x80
Set Brightness	0	82 A[7:0]	1 A7	0 A6	0 A5	0 A4	0 A3	0 A2	1 A1	0 A0	Double byte command to select 1 out of 256 brightness steps. Brightness increases as the value increases.	0x80
Set Look-Up Table	0	91 X[5:0] A[5:0] B[5:0] C[5:0]	1 * * *	0 * * *	0 X5 A5 B5 C5	1 X4 A4 B4 C4	0 X3 A3 B3 C3	0 X2 A2 B2 C2	0 X1 A1 B1 C1	1 X0 A0 B0 C0	Set current drive pulse width of Bank 0, Color A, B and C. Bank 0: X[5:0] = 31 to 63. Pulse width set to 32 to 64 clocks. Color A: K[5:0] = 31 to 63. Pulse width set to 32 to 64 clocks. Color B: X[5:0] = 31 to 63. Pulse width set to 32 to 64 clocks. Color C: X[5:0] = 31 to 63. Pulse width set to 32 to 64 clocks. Note: Color D pulse width is fixed at 64 clocks. Note: Color D pulse width is fixed at 64 clocks.	0x31 0x3F 0x3F 0x3F
Set Bank Color of Bank1 to Bank16 (Page 0)	0	92 A[7:0] B[7:0] C[7:0] D[7:0]	1 A7 B7 C7 D7	0 A6 B6 C6 D6	0 A5 B5 C5 D5	1 A4 B4 C4 D4	0 A3 B3 C3 D3	0 A2 B2 C2 D2	1 A1 B1 C1 D1	0 A0 B0 C0 D0	Sets the bank color of Bank1~Bank16 to any one of the 4 colors A,B,C, and D. A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK1. A[3:2]: 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK2.	
Set Bank Color of	0	93	1	0	0	1	0	0	1	1	D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK15. D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK16. Sets the bank color of Bank17-Bank32 to any one of the 4 colors	

Bank17 to Bank32		V(2-0)	Δ7	A6	A5	Δ4	А3	۸2	A1	A0	A,B,C, and D.	
(Page 1)		A[7:0] B[7:0]	A7 B7	B6	B5	B4	B3	A2 B2	B1	B0	A,B,C, and D. A[1:0] : 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK17.	
(rage 1)		C[7:0]	C7	C6	C5	C4	C3	C2	C1	CO	A[3:2] : 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK18.	
				D6	D5	D4		D2	D1	DO		
		D[7:0]	D7	D6	DS	104	D3	DZ	DI	ь		
											D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK31.	
								_			D[7:6] : 00b, 01b, 10b, or 11b for Color = A, B, C, or D of BANK32.	
Set Segment	0	A0/A1	1	0	1	0	0	0	0	XO	X[0] = 0; Column address 0 is mapped to SEG0	0
Remap											X[0] = 1; Column address 131 is mapped to SEG0	
Entire Display ON	0	A4/A5	1	0	1	0	0	1	0	X0	X[0] = 0; Resume RAM content display. Output follows RAM content.	0
	_		_	-				-	-		X[0] = 1; Entire display ON. Output ignores RAM content.	_
Set Normal/	0	A6/A7	1	0	1	0	0	1	1	XO	X[0] = 0; Normal display.	0
Inverse Display											X[0] = 1; Inverse display.	
Set Multiplex	0	A8	1	0	1	0	1	0	0	0	Set MUX ratio to N+1 MUX	64
Ratio		A[5:0]		*	A5	A4	A3	A2	A1	A0	N=A[5:0]; from 16MUX to 64MUX (0 to 14 are invalid)	
Dim mode setting	0	AB	1	0	1	0	1	0	1	1	A[3:0] = reserved. Set as 0000b	
		A[3:0]	*	*	*	*	A3	A2	A1	A0	B[7:0] = Set contrast for BANKO. Range 0-255d. Refer to command	
		B[7:0]	B7	В6	B5	B4	B3	B2	B1	В0	81h.	
		C[7:0]	C7	C6	C5	C4	C3	C2	C1	CO	C[7:0] = Set brightness for color bank. Range 0-255d. Refer to	
	_		-	-	_	_	-	-	-	-	command 82h.	
Master	0	AD	1	0	1	0	1	1	0	1	Selects external VCC supply	AEh
configuration		AE	1	0	0	0	1	1	1	0		
Set Display ON/	0	AC/	1	0	1	0	1	1	A1	A0	ACh = Display ON in dim mode	AEh
OFF		AE/									AEh = Display OFF (sleep mode)	
		AF									AFh = Display ON in normal mode	
Set Page Start	0	B0~B7	1	0	1	1	0	X2	X1	XO	Set GDRAM Page Start Address for Page Addressing Mode using X[2:0].	
Address											PAGE0~PAGE7	
Set COM Output	0	C0/C8	1	1	0	0	ХЗ	0	0	0	X[3] = 0; Normal mode. Scan from COM0 to COM[N-1]	0
Scan Direction											X[3] = 1; Remapped mode. Scan from COM[N-1] to COM0	
Set Display Offset	0	D3	1	1	0	1	0	0	1	1	Set vertical shift by COM from 0~63.	0
,	-	A[5:0]	*	*	A5	A4	A3	A2	A1	A0		
Set Display Clock	0	D5	1	1	0	1	0	1	0	1	A[3:0] = Define the divide ratio of the display clocks.	0000b
Divide Ratio /	*	A[7:0]	A7	A6	A5	A4	A3	A2	A1	A0	Divide ratio = A[3:0] +1	
Oscillator		14,101	1.0	110	1.0		1.0	7.2		"	A[7:4] = Set the Oscillator Frequency. Frequency increases with the	0111b
Frequency											value of A[7:4]. Range 0000b~1111b.	
Set Area Color	0	D8	1	1	0	1	1	0	0	0	X[5:4] = 00b; Monochrome mode	00
Mode ON/OFF &	"	X[5:0]	0	0	X5	X4	0	X2	0	xo	X[5:4] = 11b; Area Color mode	00
Low Power		A[5.0]	"	"	^3	^*	"	^2	١ ٠	_ ^0	X[2] = 0 and X[0] = 0; Normal power mode	00
											X[2] = 1 and X[0] = 1; Set low power display mode	**
Display Mode	_		-	-	_	-	-	_	_	-	A[3:0] = Phase 1 period of up to 15 DCLK clocks. 0 is invalid.	2h
Set Pre-charge	0	D9	1	1	0	1	1	0	0	1	A[3:0] = Phase 1 period of up to 15 DCLK clocks. 0 is invalid. A[7:4] = Phase 2 period of up to 15 DCLK clocks. 0 is invalid.	2h 2h
							_				A[7:4] = Phase 2 period of up to 15 DCLK clocks. O is invalid.	ZII
Dariad		17.03	47	46	AF	44	A2	42	A1	- 00		
Period	_	A[7:0]	A7	A6	A5	A4	A3	A2	A1	A0	V(A) - O. Commental COM all and formation	-
Set COM pins	0	DA	1	1	0	1	1	0	1	0	X[4] = 0; Sequential COM pin configuration	
Hardware		X[5:4]	0	0	X5	X4	0	0	1	0	X[4] = 1; Alternative COM pin configuration X[5] = 0; Disable COM Left/Right remap	1
configuration											X[5] = 0; Disable COM Left/Right remap X[5] = 1; Enable COM Left/Right remap	1
Set VCOMH	0	DB	1	1	0	1	1	0	1	1	A[5:2] = 0000b; VCOMH = ~0.43*VCC	1
	١ '		0	0	A5		A3	A2	0	0	A[5:2] = 1000b; VCOMH = ~0.43*VCC A[5:2] = 1101b; VCOMH = ~0.77*VCC	1101
Deselect Level		A[5:2]	0	0	AS	A4	A3	AZ	"	"	A[5:2] = 1111b; VCOMH = 0.77 VCC	1101
Enter Read	0	EO	1	1	1	0	0	0	0	0	Enter the Read/Modify/Write mode.	
Modify Write	"		1	*	1	"	"	"	"		and the state of t	
mode												
	0	E2	1	1	1	_	0	_	1	1	Command for No Operation	_
NOP	_	E3	1	1	1	0	0	0	1	1		-
Exit Read Modify	0	EE	1	1	1	0	1	1	1	0	Exit the Read/Modify/Write mode.	
Write mode												

For detailed instruction information, see $\ SSD1309 \ data sheet$.

MPU Interface

Serial Interface

The serial interface consists of serial clock SCLK, serial data SDIN, D/C, and /CS.

 $D0 \ acts \ as \ SCLK \ and \ D1 \ acts \ as \ SDIN. \ D2 \ should \ be \ left \ open. \ D3\sim D7, E, and R/W \ should \ be \ connected \ to \ GND.$

Function	/RD	/WR	/CS	D/C	D0
Write Command	0	0	0	0	↑
Write Data	0	0	0	1	1

SDIN is shifted into an 8 - bit shift register on every rising edge of SCLK in the order of D7, D6,...D0. D/C is sampled on every eighth clock and the data byte in the shift register is written to the GDRAM or command register in the same clock.

Note: Read is not available in serial mode.

I2C Interface

The I2C interface consists of a slave address bit SA0, I2C - bus data signal SDA, and I2C - bus clock signal SCL.

D1 and D2 can be tied together, and act as SDA. D0 acts as SCL. Both the data and clock signals must be connected to pull - up resistors. /RES is used to initialize the device.

Note: SA0 bit allows the device to have a slave address of either "0111100" or "0111101".

Note: Data and acknowledgement are sent through the SDA. The ITO track resistance and the pull - up resistance at SDA becomes a voltage potential divider. As a result, it may not be possible to attain a valid logic

"0" level on SDA for the ACK signal. SDAIN must be connected, but SDAOUT may be disconnected and the ACK

signal will be ignored on the I2C bus.

12. Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure 8-13.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48-COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

Figure 8-13: GDDRAM pages structure of SSD1309

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-14.






Figure 8-14: Enlargement of GDDRAM (No row re-mapping and column-remapping)

13 . Application Circuits





14. DESIGN AND HANDING PRECAUTION

- 14.1 The LCD panel is made by glass. Any mechanical shock (eg. Dropping form high place) will damage the LCD module. Do not add excessive force on the surface of the display, which may cause the Display color change abnormally.
- 14.2 The polarizer on the LCD is easily get scratched. If possible, do not remove the LCD protective film until the last step of installation.
- 14.3 Never attempt to disassemble or rework the LCD module.
- 14.4 Only Clean the LCD with Isopropyl Alcohol or Ethyl Alcohol. Other solvents (eg. water) may damage the LCD.
- 14.5 When mounting the LCD module, make sure that it is free form twisting, warping and distortion.
- 14.6 Ensure to provide enough space(with cushion) between case and LCD panel to prevent external force adding on it, or it may cause damage to the LCD or degrade the display result
- 14.7 Only hold the LCD module by its side. Never hold LCD module by add force on the heat seal or TAB.
- 14.8 Never add force to component of the LCD module. It may cause invisible damage or degrade of the reliability.
- 14.9 LCD module could be easily damaged by static electricity. Be careful to maintain an optimum anti-static work environment to protect the LCD module.
- 14.10 When peeling of the protective film form LCD, static charge may cause abnormal display pattern. It is normal and will resume to normal in a short while.
- 14.11 Take care and prevent get hurt by the LCD panel edge.
- 14.12 Never operate the LCD module exceed the absolute maximum ratings.
- 14.13 Keep the signal line as short as possible to prevent noisy signal applying to LCD module.
- 14.14 Never apply signal to the LCD module without power supply.
- 14.15 IC chip (eg. TAB or COG) is sensitive to the light. Strong lighting environment could possibly cause malfunction. Light sealing structure casing is recommend.
- 14.16 LCD module reliability may be reduced by temperature shock.
- 14.17 When storing the LCD module, avoid exposure to the direct sunlight, high humidity, high temperature or low temperature. They may damage or degrade the LCD module