

# ER-OLED032-1 Series

## OLED Display Datasheet



## EastRising Technology Co., Limited

Attention:

- A. Some specifications of IC are not listed in this datasheet. Please refer to the IC datasheet for more details.
- B. The related documents for interfacing, demo code, ic datasheet are all available, please download from [www.buydisplay.com](http://www.buydisplay.com).
- C. Please pay more attention to "Quality Control" in this Datasheet. We assume you already agree with these criterions when you place an order with us. No more recommendations.


REV	DESCRIPTION	RELEASE DATE
1.0	Preliminary Release	May-01-2013

## ORDERING INFORMATION


Order Number

Part Number(Order Number)	Description
ER-OLED032-1W	3.2"OLED Display Module in White Color
ER-OLED032-1B	3.2"OLED Display Module in Blue Color
ER-OLED032-1G	3.2"OLED Display Module in Green Color
ER-OLED032-1Y	3.2"OLED Display Module in Yellow Color
ER-DBO032-1	Testing or Demo Board ER-OLED032-1 Series Products

Image




↑ ER-OLED032-1W



↑ ER-OLED032-1B



↑ ER-OLED032-1G



↑ ER-OLED032-1Y

## Contents

<i>Revision History</i> .....	<i>i</i>
<i>Notice</i> .....	<i>ii</i>
<i>Contents</i> .....	<i>iii</i>
<b>1. Basic Specifications</b> .....	<b>1~6</b>
1.1 Display Specifications .....	1
1.2 Mechanical Specifications .....	1
1.3 Active Area & Pixel Construction .....	1
1.4 Mechanical Drawing .....	2
1.5 Pin Definition .....	3
1.6 Block Diagram .....	6
<b>2. Absolute Maximum Ratings</b> .....	<b>7</b>
<b>3. Optics &amp; Electrical Characteristics</b> .....	<b>8~12</b>
3.1 Optics Characteristics .....	8
3.2 DC Characteristics .....	8
3.3 AC Characteristics .....	9
3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics .....	9
3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics .....	10
3.3.3 Serial Interface Timing Characteristics (4-wire SPI) .....	11
3.3.4 Serial Interface Timing Characteristics (3-wire SPI) .....	12
<b>4. Functional Specification</b> .....	<b>13~14</b>
4.1 Commands .....	13
4.2 Power down and Power up Sequence .....	13
4.2.1 Power up Sequence .....	13
4.2.2 Power down Sequence .....	13
4.3 Reset Circuit .....	13
4.4 Actual Application Example .....	14
<b>5. Reliability</b> .....	<b>15</b>
5.1 Contents of Reliability Tests .....	15
5.2 Lifetime .....	15
5.3 Failure Check Standard .....	15
<b>6. Quality Control</b> .....	<b>16</b>

CONFIDENTIAL

## 1. Basic Specification


### 1.1 Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Drive Duty: 1/64 Duty


### 1.2 Mechanical Specifications

- 1) Outline Drawing: According to the annexed outline drawing
- 2) Number of Pixels: 256 × 64
- 3) Panel Size: 88.00 × 27.80 × 2.00 (mm)
- 4) Active Area: 76.78 × 19.18 (mm)
- 5) Pixel Pitch: 0.30 × 0.30 (mm)
- 6) Pixel Size: 0.28 × 0.28 (mm)
- 7) Weight: 9.95 (g)

### 1.3 Active Area & Pixel Construction



1.4 Mechanical Drawing



**1.5 Pin Definition**

Pin Number	Symbol	Type	Function
<b>Power Supply</b>			
26	VCI	P	<b>Power Supply for Operation</b> This is a voltage supply pin. It must be connected to external source & always be equal to or higher than VDD & VDDIO.
25	VDD	P	<b>Power Supply for Core Logic Circuit</b> This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.
24	VDDIO	P	<b>Power Supply for I/O Pin</b> This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals...) pull high, they should be connected to VDDIO.
2	VSS	P	<b>Ground of Logic Circuit</b> This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
3, 29	VCC	P	<b>Power Supply for OEL Panel</b> These are the most positive voltage supply pin of the chip. They must be connected to external source.
5, 28	VLSS	P	<b>Ground of Analog Circuit</b> These are the analog ground pins. They should be connected to VSS externally.
<b>Driver</b>			
22	IREF	I	<b>Current Reference for Brightness Adjustment</b> This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10uA.
4	VCOMH	P	<b>Voltage Output High Level for COM Signal</b> This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.
27	VSL	P	<b>Voltage Output Low Level for SEG Signal</b> This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.
<b>Testing Pads</b>			
21	FR	O	<b>Cascade Application Connection Pin</b> This pin is No Connection pins. Nothing should be connected to this pin. It should be left open individually.

CONFIDENTIAL

**1.5 Pin Definition (Continued)**

Pin Number	Symbol	I/O	Function															
<i>Interface</i>																		
16 17	BS0 BS1	I	<p><b>Communicating Protocol Select</b> These pins are MCU interface selection input. See the following table:</p> <table border="1"> <thead> <tr> <th></th> <th>BS0</th> <th>BS1</th> </tr> </thead> <tbody> <tr> <td>3-wire SPI</td> <td>1</td> <td>0</td> </tr> <tr> <td>4-wire SPI</td> <td>0</td> <td>0</td> </tr> <tr> <td>8-bit 68XX Parallel</td> <td>1</td> <td>1</td> </tr> <tr> <td>8-bit 80XX Parallel</td> <td>0</td> <td>1</td> </tr> </tbody> </table>		BS0	BS1	3-wire SPI	1	0	4-wire SPI	0	0	8-bit 68XX Parallel	1	1	8-bit 80XX Parallel	0	1
	BS0	BS1																
3-wire SPI	1	0																
4-wire SPI	0	0																
8-bit 68XX Parallel	1	1																
8-bit 80XX Parallel	0	1																
20	RES#	I	<p><b>Power Reset for Controller and Driver</b> This pin is reset signal input. When the pin is low, initialization of the chip is executed.</p>															
19	CS#	I	<p><b>Chip Select</b> This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.</p>															
18	D/C#	I	<p><b>Data/Command Control</b> This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.</p>															
14	E/RD#	I	<p><b>Read/Write Enable or Read</b> This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.</p>															
15	R/W#	I	<p><b>Read/Write Select or Write</b> This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.</p>															
6~13	D7~D0	I/O	<p><b>Host Data Input/Output Bus</b> These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to VSS except for D2 in serial mode.</p>															


CONFIDENTIAL

**1.5 Pin Definition (Continued)**

Pin Number	Symbol	I/O	Function
<i>Reserve</i>			
23	N.C.	-	<i>Reserved Pin</i> The N.C. pin between function pins are reserved for compatible and flexible design.
1, 30	N.C. (GND)	-	<i>Reserved Pin (Supporting Pin)</i> The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.



**1.6 Block Diagram**



CONFIDENTIAL

MCU Interface Selection:    BS0 and BS1  
 Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

- C1, C3, C5: 0.1μF
- C2, C4:    4.7μF
- C6:        10μF
- C7:        1μF
- C8:        4.7uF / 25V Tantalum Capacitor
- R1:        680kΩ, R1 = (Voltage at IREF – VSS) / IREF
- R2:        50Ω, 1/4W
- D1:        ≤1.4V, 0.5W

## 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	V <sub>CI</sub>	-0.3	4	V	1, 2
Supply Voltage for Logic	V <sub>DD</sub>	-0.5	2.75	V	1, 2
Supply Voltage for I/O Pins	V <sub>DDIO</sub>	-0.5	V <sub>CI</sub>	V	1, 2
Supply Voltage for Display	V <sub>CC</sub>	-0.5	16	V	1, 2
Operating Current for V <sub>CC</sub>	I <sub>CC</sub>	-	55	mA	1, 2
Operating Temperature	T <sub>OP</sub>	-30	85	°C	-
Storage Temperature	T <sub>STG</sub>	-40	90	°C	-

Note 1: All the above voltages are on the basis of “VSS = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Optics & Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

### 3. Optics & Electrical Characteristics

#### 3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness	$L_{br}$	With Polarizer (Note 3)	60	80	-	cd/m <sup>2</sup>
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.44 0.46	0.48 0.50	0.52 0.54	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree

\* Optical measurement taken at  $V_{CI} = 2.8V$ ,  $V_{CC} = 12V$ .  
Software configuration follows Section 4.4 Initialization.

#### 3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Operation	$V_{CI}$		2.4	2.8	3.5	V
Supply Voltage for Logic	$V_{DD}$		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	$V_{DDIO}$		1.65	1.8	$V_{CI}$	V
Supply Voltage for Display	$V_{CC}$	Note 3	11.5	12	12.5	V
High Level Input	$V_{IH}$		$0.8 \times V_{DDIO}$	-	$V_{DDIO}$	V
Low Level Input	$V_{IL}$		0	-	$0.2 \times V_{DDIO}$	V
High Level Output	$V_{OH}$	$I_{out} = 100\mu A, 3.3MHz$	$0.9 \times V_{DDIO}$	-	$V_{DDIO}$	V
Low Level Output	$V_{OL}$	$I_{out} = 100\mu A, 3.3MHz$	0	-	$0.1 \times V_{DDIO}$	V
Operating Current for $V_{CI}$	$I_{CI}$	Note 4	-	1.8	2.25	mA
		Note 5	-	1.8	2.25	mA
Operating Current for $V_{CC}$	$I_{CC}$	Note 4	-	26.3	32.9	mA
		Note 5	-	41.1	51.4	mA
Sleep Mode Current for $V_{CI}$	$I_{CI, SLEEP}$		-	1	5	$\mu A$
Sleep Mode Current for $V_{CC}$	$I_{CC, SLEEP}$		-	1	5	$\mu A$

Note 3: Brightness ( $L_{br}$ ) and Supply Voltage for Display ( $V_{CC}$ ) are subject to the change of the panel characteristics and the customer's request.

Note 4:  $V_{CI} = 2.8V$ ,  $V_{CC} = 12V$ , 50% Display Area Turn on.

Note 5:  $V_{CI} = 2.8V$ ,  $V_{CC} = 12V$ , 100% Display Area Turn on.


\* Software configuration follows Section 4.4 Initialization.

### 3.3 AC Characteristics

#### 3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{\text{cycle}}$	Clock Cycle Time	300	-	ns
$t_{\text{AS}}$	Address Setup Time	10	-	ns
$t_{\text{AH}}$	Address Hold Time	0	-	ns
$t_{\text{DSW}}$	Write Data Setup Time	40	-	ns
$t_{\text{DHW}}$	Write Data Hold Time	7	-	ns
$t_{\text{DHR}}$	Read Data Hold Time	20	-	ns
$t_{\text{OH}}$	Output Disable Time	-	70	ns
$t_{\text{ACC}}$	Access Time	-	140	ns
$PW_{\text{CSL}}$	Chip Select Low Pulse Width (Read)	120	-	ns
	Chip Select Low Pulse Width (Write)	60		
$PW_{\text{CSH}}$	Chip Select High Pulse Width (Read)	60	-	ns
	Chip Select High Pulse Width (Write)	60		
$t_{\text{R}}$	Rise Time	-	15	ns
$t_{\text{F}}$	Fall Time	-	15	ns


\*( $V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V}$  to  $2.6\text{V}$ ,  $V_{\text{DDIO}} = 1.6\text{V}$ ,  $V_{\text{CI}} = 2.8\text{V}$ ,  $T_{\text{a}} = 25^{\circ}\text{C}$ )



3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{\text{cycle}}$	Clock Cycle Time	300	-	ns
$t_{\text{AS}}$	Address Setup Time	10	-	ns
$t_{\text{AH}}$	Address Hold Time	0	-	ns
$t_{\text{DSW}}$	Write Data Setup Time	40	-	ns
$t_{\text{DHW}}$	Write Data Hold Time	7	-	ns
$t_{\text{DHR}}$	Read Data Hold Time	20	-	ns
$t_{\text{OH}}$	Output Disable Time	-	70	ns
$t_{\text{ACC}}$	Access Time	-	140	ns
$t_{\text{PWLR}}$	Read Low Time	150	-	ns
$t_{\text{PWLW}}$	Write Low Time	60	-	ns
$t_{\text{PWHR}}$	Read High Time	60	-	ns
$t_{\text{PWHW}}$	Write High Time	60	-	ns
$t_{\text{CS}}$	Chip Select Setup Time	0	-	ns
$t_{\text{CSH}}$	Chip Select Hold Time to Read Signal	0	-	ns
$t_{\text{CSF}}$	Chip Select Hold Time	20	-	ns
$t_{\text{R}}$	Rise Time	-	15	ns
$t_{\text{F}}$	Fall Time	-	15	ns


\* ( $V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 2.6\text{V}$ ,  $V_{\text{DDIO}} = 1.6\text{V}$ ,  $V_{\text{CI}} = 2.8\text{V}$ ,  $T_{\text{a}} = 25^{\circ}\text{C}$ )



3.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	100	-	ns
$t_{AS}$	Address Setup Time	15	-	ns
$t_{AH}$	Address Hold Time	15	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	ns
$t_{DSW}$	Write Data Setup Time	15	-	ns
$t_{DHW}$	Write Data Hold Time	15	-	ns
$t_{CLKL}$	Clock Low Time	20	-	ns
$t_{CLKH}$	Clock High Time	20	-	ns
$t_R$	Rise Time	-	15	ns
$t_F$	Fall Time	-	15	ns


\* ( $V_{DD} - V_{SS} = 2.4V$  to  $2.6V$ ,  $V_{DDIO} = 1.6V$ ,  $V_{CI} = 2.8V$ ,  $T_a = 25^\circ C$ )



3.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	100	-	ns
$t_{AS}$	Address Setup Time	15	-	ns
$t_{AH}$	Address Hold Time	15	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	ns
$t_{DSW}$	Write Data Setup Time	15	-	ns
$t_{DHW}$	Write Data Hold Time	15	-	ns
$t_{CLKL}$	Clock Low Time	20	-	ns
$t_{CLKH}$	Clock High Time	20	-	ns
$t_R$	Rise Time	-	15	ns
$t_F$	Fall Time	-	15	ns

\* ( $V_{DD} - V_{SS} = 2.4V$  to  $2.6V$ ,  $V_{DDIO} = 1.6V$ ,  $V_{CI} = 2.8V$ ,  $T_a = 25^\circ C$ )



## 4. Functional Specification

### 4.1. Commands

Refer to the Technical Manual for the SSD1322

### 4.2 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

#### 4.2.1 Power up Sequence:

1. Power up  $V_{CI}$  &  $V_{DDIO}$
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up  $V_{CC}$
6. Delay 100ms  
(When  $V_{CC}$  is stable)
7. Send Display on command

#### 4.2.2 Power down Sequence:

1. Send Display off command
2. Power down  $V_{CC}$
3. Delay 100ms  
(When  $V_{CC}$  is reach 0 and panel is completely discharges)
4. Power down  $V_{CI}$  &  $V_{DDIO}$



### 4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


1. Display is OFF
2. 480×128 Display Mode
3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
4. Display start line is set at display RAM address 0
5. Column address counter is set at 0
6. Normal scan direction of the COM outputs
7. Contrast control registers is set at 7Fh



#### 4.4 Actual Application Example

Command usage and explanation of an actual example

<Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

## 5. Reliability

### 5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	85°C, 500 hrs	The operational functions work.
Low Temperature Operation	-30°C, 500 hrs	
High Temperature Storage	90°C, 500 hrs	
Low Temperature Storage	-40°C, 500 hrs	
High Temperature/Humidity Storage	60°C, 90% RH, 500 hrs	
Thermal Shock	-40°C ⇔ 85°C, 100 cycles 30 mins dwell	

- \* The samples used for the above tests do not include polarizer.
- \* No moisture condensation is observed during tests.

### 5.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	40,000	-	hr	80 cd/m <sup>2</sup> , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

### 5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

## 6. QUALITY CONTROL

### 6.1 EastRising Environment Required

Customer's test & measurement are required to be conducted under the following conditions:


Temperature:	23±5℃
Humidity:	55±15% RH
Fluorescent Lamp:	30W
Distance between the Panel & Lamp:	≥50cm
Distance between the Panel & Eyes of the Inspector:	≥30cm

Finger glove (or finger cover) must be worn by the inspector.  
Inspection table of jig must be anti-electrostatic.





### 6.2 EastRising OLED Display Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

#### 6.2.1 EastRising Cosmetic Check (Display Off) in Non-Active Area


Check Item	Classification	Criteria
Panel General Chipping	Minor	<p>X&gt;6mm (Along with Edge) Y&gt;1mm (Perpendicular to edge)</p> 

6.2.2 EastRising Cosmetic Check (Display Off)in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	<p>Any crack is not allowable</p>  <p>A 3D perspective diagram of a rectangular panel with a crack running across its top surface. The crack is shown as a jagged line. The panel has a hatched pattern on its top surface, and the crack is shown to penetrate through the top layer.</p>
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	 <p>A close-up photograph of a yellow substrate with a circular hole. The hole is surrounded by a white, irregular ring, indicating damage to the underlying film or trace.</p>
Terminal Lead Prober Mark	Acceptable	 <p>A photograph showing several vertical terminal leads on a green substrate. The leads are white and have small, dark marks at their base, which are identified as acceptable prober marks.</p>
Glue or Contamination on Pin	Minor	 <p>A photograph showing several vertical terminal leads on a green substrate. One lead has a white, irregular mark at its base, which is identified as glue or contamination. A red circle highlights this mark.</p>
Ink marking on Back Side of Panel (Exclude on Film)	Acceptable	Ignore for Any



6.2.3 EastRising Cosmetic Check (Display Off) in Active Area

EastRising recommends to execute in clear environment (class 10k) if actual in necessary.







Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches,Fiber,Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore $W > 0.1$ $L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent,Bubbles,White Spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$ 
Fingerprint ,Flow Mark (On Polarizer)	Minor	Not Allowable

\* Protective film should not be tear off when cosmetic check.

\* Definition of W & L &  $\Phi$ (Unit:mm):  $\Phi = (a+b)/2$



6.2.4 EastRising Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

## **7.PRECAUTIONS for USING**

### 7.1 Handling Precautions

- 1) Since the EastRising OLED display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the EastRising OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- 5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy. Also, pay attention that the following liquid and solvent may spoil the polarizer:
  - \* Water
  - \* Ketone
  - \* Aromatic Solvents
- 6) Hold EastRising OLED display module very carefully when placing OLED display module into the system housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.
- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OLED display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling EastRising OLED display modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling OLED display modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

\* Protective film is being applied to the surface of the display panel of the OLED display module.  
Be careful since static electricity may be generated when exfoliating the protective film.

11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the EastRising OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

### 7.2 Storage Precautions

- 1) When storing EastRising OLED display modules, put them in static electricity preventive bags avoiding exposure neither to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from EastRising.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

### 7.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD).  
(Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OLED display module, fasten the external plastic housing section.



7) If power supply to the EastRising OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.

#### 7.4 Precautions when disposing of the EastRising OLED display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

#### 7.5 Other Precautions

1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.

- \* Pins and electrodes

- \* Pattern layouts such as the FPC

3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.

- \* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.

- \* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.

4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.

5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

**That's the end of the datasheet.**